

31 005 005 005 005 005
JC07 Rec'd PCT/PTO 20 FEB 2002

EXPRESS MAIL LABEL NO.: EL804518910US
DATE: February 20, 2002

20 FEB 2002

FORM PTO 1390 (REV 11-2000)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTORNEY'S DOCKET NUMBER REGIM-010	
TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. 371				U.S. APPLICATION NO. (If known, see 37 CFR 1.5) 10/069058	
INTERNATIONAL APPLICATION NO. PCT/FR00/02330		INTERNATIONAL FILING DATES 17 August 2000		PRIORITY DATE CLAIMED 20 August 1999	
TITLE OF INVENTION METHOD FOR TREATING SUBSTRATES FOR MICROELECTRONICS AND SUBSTRATES OBTAINED ACCORDING TO SAID METHOD					
APPLICANT(S) FOR DO/EO/US Thierry Barge, André Auberton-Herve, Hiroji Aga, and Naoto Tate					
Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information					
1. <input checked="" type="checkbox"/> This is a FIRST submission of items concerning a filing under 35 U.S.C. 371.					
2. <input type="checkbox"/> This is a SECOND or SUBSEQUENT submission of items concerning a filing 35 U.S.C. 371					
3. <input checked="" type="checkbox"/> This is an express request to begin national examination procedures (35 U.S.C. 371 (f)). The submission must include items (5), (6), (9) and (21) indicated below.					
4. <input checked="" type="checkbox"/> The US has been elected by the expiration of 19 months from the priority date (PCT Article 31).					
5. <input checked="" type="checkbox"/> A copy of the International Application as filed (35 U.S.C. 371 (c)(2))					
a. <input type="checkbox"/> is attached hereto (required only if not communicated by the International Bureau).					
b. <input checked="" type="checkbox"/> has been communicated by the International Bureau.					
c. <input type="checkbox"/> is not required, as the application was filed in the United States Receiving Office (RO/US).					
6. <input checked="" type="checkbox"/> An English language translation of the International Application as filed (35 U.S.C. 371 (c)(2)).					
a. <input checked="" type="checkbox"/> is attached hereto.					
b. <input type="checkbox"/> has been previously submitted under 35 U.S.C. 154(d)(4).					
7. <input checked="" type="checkbox"/> Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371 (c)(3))					
a. <input type="checkbox"/> are attached hereto (required only if not communicated by the International Bureau).					
b. <input type="checkbox"/> have been communicated by the International Bureau.					
c. <input type="checkbox"/> have not been made; however, the time limit for making such amendments has NOT expired.					
d. <input checked="" type="checkbox"/> have not been made and will not be made.					
8. <input type="checkbox"/> An English language translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371 (c)(3)).					
9. <input checked="" type="checkbox"/> An oath or declaration of the inventor(s) (35 U.S.C. 371 (c)(4)). (unexecuted)					
10. <input checked="" type="checkbox"/> An English language translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371 (c)(5)).					
Items 11 to 20 below concern document(s) or information included:					
11. <input type="checkbox"/> An Information Disclosure Statement under 37 CFR 1.97 and 1.98.					
12. <input type="checkbox"/> An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.					
13. <input checked="" type="checkbox"/> A FIRST preliminary amendment.					
14. <input type="checkbox"/> A SECOND or SUBSEQUENT preliminary amendment.					
15. <input type="checkbox"/> A substitute specification.					
16. <input type="checkbox"/> A change of power of attorney and/or address letter.					
17. <input type="checkbox"/> A computer-readable form of the sequence listing in accordance with PCT Rule 13ter.2 and 35 U.S.C. 1.821 - 1.825.					
18. <input checked="" type="checkbox"/> A second copy of the published international application under 35 U.S.C. 154(d)(4).					
19. <input type="checkbox"/> A second copy of the English language translation of the international application under 35 U.S.C. 154(d)(4).					
20. <input checked="" type="checkbox"/> Other items or information: Copy of International Preliminary Examination Report w/annexes (in French & English), Copy of International Search Report (in French & English), Five (5) Sheets of Formal Drawings					

Keith E. Gilman

NAME _____

32,137

REGISTRATION NUMBER

5/pds

WO 01/15215

PCT/FR00/02330

- 1 -

PROCESS FOR TREATING SUBSTRATES FOR THE
MICROELECTRONICS INDUSTRY, AND SUBSTRATES OBTAINED BY
THIS PROCESS

5 The invention relates to the field of processes
for treating substrates intended for the manufacture of
microelectronic and/or optoelectronic components.

The invention also relates to the substrates
obtained by this process.

10 More specifically, the invention relates to the
field of processes for treating substrates that are
entirely semiconductors (for example silicon) or
entirely insulators, or alternatively substrates that
consist of a stack of semiconducting or insulating
layers. These may be substrates onto which is deposited
15 a layer (for example an epitaxial layer) or substrates
comprising nonhomogeneous structures, such as
substrates comprising components or parts of components
at more or less advanced levels of their production.

20 There exists, to a certain depth from the
surface of at least one face of these substrates, a
layer of material which, at least partially, makes up
the constitution of the components prepared on this
face. This layer will be referred to hereinbelow by the
expression "working layer".

25 The quality of this working layer conditions
that of the components. Efforts are continually being
made to improve the quality of this working layer.
Thus, attempts are made both to reduce the surface
roughness of this working layer and to reduce the
30 concentration of defects in the thickness of this
layer.

It is known that chemical-mechanical polishing
methods can be used to reduce the surface roughness of
the working layer.

35 It is also known that chemical-mechanical
polishing techniques can be used to reduce the
concentration of certain defects in the working layer,
when a concentration gradient of these defects exists,

- 2 -

increasing in the direction of the surface of this layer. In this case, the chemical-mechanical polishing abrades the working layer down as far as the zones, deeper than the initial surface of the working layer, which have an acceptable concentration of these defects.

However, it is also known that chemical-mechanical polishing causes a degradation of certain properties of the working layer and a reduction in the capacity to produce substrates (FR 2 762 136 and FR 2 761 526).

It has thus been proposed to replace chemical-mechanical polishing, in particular when the working layer consists of silicon, with an annealing operation in a hydrogen-containing atmosphere (FR 2 762 136 and FR 2 761 526). An annealing, under a hydrogen-containing atmosphere, of substrates comprising a working layer consisting of silicon has an effect of reducing the surface roughness, in particular by reconstructing the silicon surface, as well as a role of healing certain crystal defects.

One aim of the invention is to further improve the quality of the working layer.

This aim is achieved, according to the invention, by means of a process for treating substrates for the microelectronics or optoelectronics industry, comprising a working layer on at least one of their faces, this process comprising a step of chemical-mechanical polishing on the free surface of the working layer, characterized in that it also comprises a step of annealing under a reductive atmosphere, before the polishing step.

It is well known that chemical-mechanical polishing causes certain defects in the material lying underneath the polished surface and is liable to give rise to nonuniform thicknesses of the substrates, and in particular of the working layer.

- 4 -

smoothing-out of the high-frequency roughness, but is less efficient for reducing the undulations, which are, rather, low-frequency. Chemical-mechanical polishing, on the other hand, makes it possible also to improve
5 the low-frequency roughness.

By means of the process according to the invention, low high-frequency roughness can be obtained, by means of the annealing operation under a reductive atmosphere, and small undulations, i.e. a
10 type of low-frequency roughness, can be obtained by means of the polishing operation. Now, low high-frequency roughness is fundamental for obtaining good screen oxides, and low undulation (low-frequency roughness) is advantageous when it is desired to bond
15 another substrate to the free surface of the working layer.

In addition to its effect on roughness, the process according to the invention makes it possible to reduce the concentration of certain defects in the
20 working layer. Specifically, the annealing operation under a reductive atmosphere makes it possible to begin reconstructing the surface of the working layer and to heal certain defects in the thickness of the working layer. However, this healing can only be partial.
25 Nevertheless, if the chemical-mechanical polishing operation is continued for long enough, it allows removal of the material comprising a large proportion of the defects in the region of the free surface of the working layer and in the thickness of this working
30 layer. The process according to the invention is thus particularly advantageous when there is an increasing concentration gradient in the direction of the free surface of the working layer, and a high concentration of defects in the region of this surface. The combined
35 effect of healing the defects, by the annealing operation under a reductive atmosphere, and of removing material, by the polishing operation, allows a

- 9 -

In particular, the disintegration of the silicon oxides with hydrogen greatly facilitates the reorganization of the silicon atoms.

At the surface in particular, the silicon atoms, activated by the annealing operation under a hydrogen-containing atmosphere, migrate at the surface until they find themselves in an energy configuration corresponding to an increased stability. Thus, the silicon atoms present in excrescences have a tendency to migrate into cavities. In this way, the step of annealing under a hydrogen-containing atmosphere has a tendency to reduce the surface roughness.

As regards the healing of certain defects, the effect of dissolving the oxygen precipitates and other oxide walls is particularly advantageous in the case of defects known as "COPs" (the acronym for the expression Crystal Originated Particles). These "COP" defects are collections of lacunae which are of the order of a few hundred to a few thousand angstroms in size and whose oriented walls, which are oriented in crystal planes, are stabilized with oxides in a thickness of the order of not more than a few tens of angstroms. These "COP" defects appear in particular in CZ silicon.

According to another aspect, the invention is a substrate for the microelectronics or optoelectronics industry, comprising a working layer on at least one of its faces, this substrate having been obtained after a step of chemical-mechanical polishing on the free surface of the working layer, characterized in that it has also undergone a step of annealing under a reductive atmosphere, before the polishing step.

Other aspects, aims and advantages of the invention will become apparent on reading the detailed description which follows. The invention will also be better understood with the aid of the attached drawings, in which:

- Figure 1 diagrammatically shows, in longitudinal cross section, an example of a chamber for

- 10 -

carrying out each step of annealing under a hydrogen-containing atmosphere, of the process according to the invention;

5 - Figure 2 diagrammatically shows, in cross section along a plane perpendicular to its main surfaces, a substrate in the course of its treatment by the process in accordance with the present invention;

10 - Figure 3 diagrammatically shows, in cross section along a plane perpendicular to its main surfaces, a substrate in the course of its treatment by a variant of the process in accordance with the present invention;

15 - Figure 4 diagrammatically shows, in cross section along a plane perpendicular to its main surfaces, a substrate in the course of its treatment by another variant of the process in accordance with the present invention;

20 - Figure 5 diagrammatically shows, in cross section along a plane perpendicular to its main surfaces, a substrate in the course of its treatment by yet another variant of the process in accordance with the present invention; and

25 - Figure 6 diagrammatically shows, in cross section along a plane perpendicular to its main surfaces, a substrate in the course of its treatment by yet another variant of the process in accordance with the present invention.

30 Five embodiments of the process in accordance with the present invention are described below, as detailed examples.

35 These five embodiments are illustrated below as examples, but without any limiting nature, in the context of the manufacture of silicon on insulator substrates. The silicon on insulator substrates are also referred to as SOI substrates.

 In this context, the process according to the invention finds a particularly advantageous application

- 11 -

in the manufacture of SOI substrates by processes of a particular type, known as SMART-CUT® processes.

One particular way of carrying out a SMART-CUT® process is described in patent FR 2 681 472.

5 In the context of the manufacture of SOI substrates, a SMART-CUT® process produces substrates comprising a working layer 52 consisting of silicon on one face thereof, this silicon layer resting on a layer of insulator, also known as the layer of buried oxide
10 56.

According to one of its variants, the SMART-CUT® process comprises:

- a step of implanting atoms, under one face of a semiconductor wafer, in an implantation zone;
- 15 - a step of placing the wafer subjected to the implantation in intimate contact with a support substrate; and
- a step of cleaving the wafer in the implantation zone, in order to transfer the portion of
20 the wafer located between the surface subjected to the implantation and the implantation zone, onto the said support substrate and to form a thin film, or a layer, of silicon thereon.

The expression "implanting atoms" means any
25 bombardment of atomic or ionic species which is capable of introducing these species into a material, with a concentration maximum for these species in this material, this maximum being located at a given depth relative to the bombarded surface. The atomic or ionic
30 species are introduced into the material with an energy also distributed around a maximum. The implantation of the atomic species into the material can be carried out by means of an ion-beam implanter, a plasma-immersion implanter, etc.

35 The term "cleavage" means any fracture of the implanted material at the concentration maximum, in this material, of the implanted species or in the region of this maximum. This fracture does not

necessarily occur along a crystallographic plane of the implanted material.

Several approaches may be envisaged to prepare an SOI substrate according to the SMART-CUT® process.

5 According to a first approach, a silicon wafer is covered on its implantation face with a layer of insulating oxide (for example by oxidation of the silicon), and a support substrate, for example one also made of silicon, is used for the transfer.

10 According to a second approach, a layer which is entirely made of semiconductor (of silicon) is transferred either onto a support substrate covered with a layer of insulator or onto a support substrate which is entirely made of insulator (for example
15 quartz).

According to a third approach, a layer covered with an insulating layer is transferred either onto a support substrate also covered with insulator, or onto a support substrate which is entirely made of
20 insulator.

After cleavage and transfer, an SOI substrate
50 with a layer transferred onto one face of the support substrate is obtained in all cases, the free surface of this layer corresponding to a cleavage
25 surface. After cleavage, the substrate 50 is freed of dust, cleaned and rinsed according to the usual techniques used in microelectronics.

In this case, it is advantageous to use the process according to the invention to reduce the
30 roughness of the said free surface and the density of defects in the transferred layer.

According to the process in accordance with the present invention, the SOI substrate 50 undergoes a step of annealing under a reductive atmosphere 100 and
35 a polishing step 200.

For all the embodiments described below, the step of annealing under a reductive atmosphere is

- 14 -

The five embodiments of the process according to the invention, described below, are applied to the treatment of SOI substrates 50 comprising a working layer 52 itself having a free surface 54. This free surface 54 is a cleavage surface obtained, as described above, by carrying out a SMART-CUT® process. Under the working layer 52, the substrate 50 comprises a layer of buried oxide 56. Under the layer of buried oxide 56, the substrate 50 comprises a support substrate 58.

The parameters given for the five embodiments of the process according to the invention, which will be described below, correspond to "fine product" applications. These "fine products" are SOI substrates whose silicon on insulator layer, i.e. the working layer 52, is about 2000 Å thick, whereas the layer of buried insulator 56 is about 4000 Å thick. To prepare SOI substrates having a thicker working layer 52 and/or a thicker layer of buried oxide, an implantation operation at higher energy will be carried out, in order for the layer of atomic species implanted to be located deeper down than the bombarded surface. In this case, it will also have to be taken into account that the deeper the atomic species are implanted, the more material it will be necessary to remove after cleavage, in order to regain an acceptable concentration of defects in the working layer 52. The reason for this is that the deeper the atomic species are implanted, the more the width of the defective zone increases.

According to the first embodiment, represented in Figure 2, a substrate 50 is subjected, after the cleavage step of the SMART-CUT® process described above and a cleaning operation, to a step of annealing under a reductive atmosphere 100, and then to a step of chemical-mechanical polishing 200.

Before these two steps, the concentration of defects 59 in the working layer 52, in the region of the free surface 54, and the roughness of this surface are unsatisfactory.

- 15 -

The step of annealing under a reductive atmosphere 100 is carried out according to the RTA-type procedure described above.

5 The step of annealing under a reductive atmosphere consists in:

- placing the substrate 50 in a chamber 1 such as the one described above, this chamber being cold when the substrate 50 is introduced;
- introducing, at a pressure equal to or in the
10 region of atmospheric pressure, a mixture of hydrogen and argon, in proportions by volume of 25% hydrogen to 75% argon;
- increasing, by lighting the halogen lamps 26, the temperature in the chamber 1, at a rate of about
15 50°C per second, up to a treatment temperature;
- keeping the substrate 50 in the chamber 1, for 20 seconds, at the treatment temperature, this treatment temperature advantageously being chosen between 1200°C and 1230°C and preferably being equal to
20 1230°C; and
- switching off the halogen lamps 26 and cooling, by circulation of air, the substrate 50, at a rate of several tens of degrees centigrade per second and varying according to the temperature range.

25 Under these conditions, with rapid heating and cooling ramps, and a short steady stage, this annealing operation under a reductive atmosphere 100 reduces the roughness virtually without removing material. The thickness of material removed is less than 20 Å. The
30 reduction in the roughness is essentially achieved by surface reconstruction and smoothing rather than by etching. In addition, the crystal defects 59 in the silicon of the working layer 52, generated during the implantation and cleavage operations, are at least
35 partly healed by this annealing operation under a reductive atmosphere 100. The concentration of these defects 59, in the working layer 52, is thus reduced. Consequently, the thickness of working layer 52, over

- 17 -

area, or from about 1 to 2 Å rms if this measurement is carried out during scanning of a 10×10 μm² area.

This polishing step 200 also makes it possible to remove from the working layer 52 the material lying close to the free surface 54 and comprising defects 59.

The second embodiment of the process according to the invention is represented in Figure 3. By way of example, as previously, it is carried out on a substrate 50 of SOI type obtained after the cleavage step of the SMART-CUT® process described above and a cleaning operation.

According to this second embodiment, the substrate 50 is subjected to an annealing step under a reductive atmosphere 100A, then to a chemical-mechanical polishing step 200A and finally to a sacrificial oxidation step 300A combined with a heat treatment 320A.

The steps of annealing under a reductive atmosphere 100A and of chemical-mechanical polishing 200A in this embodiment are identical to those described for the first embodiment.

The sacrificial oxidation step 300A is intended to remove the defects 59 remaining after the polishing step 200A. These defects 59 may arise from the implantation, from the cleavage, or may have been generated during the polishing step 200A, etc.

The sacrificial oxidation step 300A is made up of an oxidation step 310A and a deoxidation step 330A. The heat treatment 320A comes between the oxidation step 310A and the deoxidation step 330A.

The oxidation step 310A is preferably carried out at a temperature of between 700°C and 1100°C. The oxidation step 310A can be carried out via a dry route or a wet route. Via a dry route, the oxidation step 310A is carried out, for example, by heating the substrate 50 under oxygen gas. Via a wet route, the oxidation step 310A is carried out, for example, by heating the substrate 50 under an atmosphere charged

- 19 -

temperature increase of the heat treatment 320A and finishes before the end of this heat treatment.

The heat treatment 320A makes it possible to heal, at least partly, the defects generated during the preceding steps of the process for manufacturing and treating the substrate 50. More particularly, the heat treatment 320A can be carried out for a time and at a temperature such that crystal defects are thereby healed, such as stacking faults, "HF" defects, etc., generated in the working layer 52 during the oxidation step 310A. The term "HF" defect refers to a defect whose presence is revealed by a decorative halo in the buried oxide 56, after treating the substrate 50 in a hydrofluoric acid bath.

The heat treatment 320A also has the advantage of reinforcing the bonding interface, for example between the layer transferred during the transfer by the SMART-CUT® process and the support substrate 58.

The deoxidation step 330A is preferably carried out in solution. This solution is, for example, a 10% or 20% hydrofluoric acid solution. A few minutes suffice to remove from one thousand to several thousand angstroms of oxide 60, by immersing the substrate 50 in such a solution.

During this second embodiment of the process according to the invention, the following will be removed:

- at least 15 Å of silicon from the working layer 52, during the step of annealing under a reductive atmosphere 100,
- 300 Å of silicon from the working layer 52, during the polishing step 200, and
- 650 Å of silicon from the working layer 52, during the sacrificial oxidation step 300.

The total thickness of working layer 52 removed during the process according to the invention, in this second embodiment, is equal to about 950 Å. In general, the second embodiment of the process according to the

invention will advantageously make it possible to remove 800 to 1100 Å.

Table 1 collates the roughnesses measured after the various steps of the second embodiment of the process according to the invention.

	1×1 μm ² area scanned		10×10 μm ² area scanned	
	P-V roughness (Å)	rms roughness (Å)	P-V roughness (Å)	rms roughness (Å)
After cleavage	500/1000*	50/100*	500/1000*	50/100*
After the step of annealing under a reductive atmosphere 100	10/30	1-1.5	40-50	5-15
After the polishing step 200	10	0.8-1.5	10	1-2
After the sacrificial oxidation step 300	10	0.8-1.5	10	1-2

*: After cleavage, the surface is so rough that the roughness cannot be measured significantly with an atomic force microscope.

10

Table 1: Roughnesses measured after the various steps of the second embodiment of the process according to the invention.

The third embodiment of the process according to the invention is represented in Figure 4. By way of example, and as for the preceding embodiments, it is carried out on a substrate 50 of SOI type obtained after the cleavage step of the SMART-CUT® process described above and a cleaning operation.

After the cleavage step and a cleaning operation, the substrate 50 is subjected to:

- a first sacrificial oxidation step 301B combined with a heat treatment 321B,
- a step of annealing under a reductive atmosphere 100B,

25

- 21 -

- a chemical-mechanical polishing step 200B,
and

- a second sacrificial oxidation step 302B
combined with a heat treatment 322B.

5 The steps of annealing under a reductive
atmosphere 100B and of chemical-mechanical polishing
200B in this embodiment are identical to those
described for the first embodiment described above.

10 The first and second sacrificial oxidation
steps 301B, 302B are made up, like the sacrificial
oxidation step 300A described above, of an oxidation
step 311B, 312B and a deoxidation step 331B, 332B. The
first and second sacrificial oxidation steps 301B,
302B, and the heat treatment steps 321B, 322B, are
15 similar to those already described for the second
embodiment, described above, of the process in
accordance with the present invention.

20 During this third embodiment of the process
according to the invention, the following will be
removed:

- 650 Å of silicon from the working layer 52,
during the first sacrificial oxidation step 301B,
- less than 15 Å of silicon from the working
layer 52, during the step of annealing under a
25 reductive atmosphere 100B,
- 300 Å of silicon from the working layer 52,
during the polishing step 200B, and
- 650 Å of silicon from the working layer 52,
during the second sacrificial oxidation step 302B.

30 The total thickness of working layer removed
during the process according to the invention, in this
third embodiment, is equal to about 1600 Å.

35 Table 2 collates the roughnesses measured after
the various steps of the second embodiment of the
process according to the invention.

	1x1 μm^2 area scanned		10x10 μm^2 area scanned	
	P-V	rms	P-V	rms

- 22 -

	roughness (Å)	roughness (Å)	roughness (Å)	roughness (Å)
After cleavage	500-1000*	50-100*	500-1000*	50-100*
After the first sacrificial oxidation step 301B	250-500	25-50	300-600	30-60
After the step of annealing under a reductive atmosphere 100B	20	1-1.5	40-50	5-10
After the polishing step 200B	10	0.8-1.5	10	1-2
After the second sacrificial oxidation step 302B	10	0.8-1.5	10	1-2

*: After cleavage, the surface is so rough that the roughness cannot be measured significantly with an atomic force microscope.

5 **Table 2: Roughnesses measured after the various steps of the third embodiment of the process according to the invention.**

10 The fourth embodiment is represented in Figure 5. By way of example, and as for the preceding embodiments, it is carried out on a substrate 50 of SOI type obtained after the cleavage step of the SMART-CUT® process described above.

15 After the cleavage step and a cleaning operation, the substrate 50 is subjected to:

- a step of annealing under a reductive atmosphere 100C,
- a first sacrificial oxidation step 301C combined with a heat treatment 321C,
- 20 - a chemical-mechanical polishing step 200C, and
- a second sacrificial oxidation step 302C combined with a heat treatment 322C.

- 23 -

The steps of annealing under a reductive atmosphere 100C and of chemical-mechanical polishing 200C in this embodiment are identical to those described for the first embodiment described above.

5 The first and second sacrificial oxidation steps 301C, 302C are made up, as for the sacrificial oxidation step 300A described above, of an oxidation step 311C, 312C and a deoxidation step 331C, 332C.

10 The first and second sacrificial oxidation steps 301C, 302C, and the heat treatment steps 321C, 322C, are similar to those already described for the second embodiment, described above, of the process in accordance with the present invention.

15 During this fourth embodiment of the process according to the invention, the following will be removed:

- less than 15 Å of silicon from the working layer 52, during the step of annealing under a reductive atmosphere 100C,
- 20 - 650 Å of silicon from the working layer 52, during the first sacrificial oxidation step 301C,
- 300 Å of silicon from the working layer 52, during the polishing step 200C, and
- 650 Å of silicon from the working layer 52,
- 25 during the second sacrificial oxidation step 302C.

The total thickness of working layer 52 removed during the process according to the invention, in this fourth embodiment, is equal to about 1600 Å.

30 Table 3 collates the roughnesses measured after the various steps of the fourth embodiment of the process according to the invention.

	1x1 μm^2 area scanned		10x10 μm^2 area scanned	
	P-V roughness (Å)	rms roughness (Å)	P-V roughness (Å)	rms roughness (Å)
After cleavage	500-1000*	50-100*	500-1000*	50-100*
After the step of annealing under a	10-30	1-1.5	40-50	5-15

- 24 -

reductive atmosphere 100C				
After the first sacrificial oxidation step 301C	10-30	1-1.5	40-50	5-15
After the polishing step 200C	10	0.8-1.5	10	1-2
After the second sacrificial oxidation step 302C	10	0.8-1.5	10	1-2

*: After cleavage, the surface is so rough that the roughness cannot be measured significantly with an atomic force microscope.

5 **Table 3: Roughnesses measured after the various steps of the fourth embodiment of the process according to the invention.**

10 The fifth embodiment is represented in Figure 6. By way of example, and as for the preceding embodiments, it is carried out on a substrate 50 of SOI type obtained after the cleavage step of the SMART-CUT® process described above.

15 After the cleavage step and a cleaning operation, the substrate 50 is subjected to:

- a first step of annealing under a reductive atmosphere 101D,
- a chemical-mechanical polishing step 200D,
- and
- 20 - a second step of annealing under a reductive atmosphere 102D.

25 The steps of annealing under a reductive atmosphere 101D, 102D and of chemical-mechanical polishing 200D in this embodiment are identical to those described for the first embodiment.

- 25 -

During this fifth embodiment of the process according to the invention, the following will be removed:

- less than 15 Å of silicon from the working layer 52, during the first step of annealing under a reductive atmosphere 101D,
- 400 Å of silicon from the working layer 52, during the polishing step 200D, and
- less than 15 Å of silicon from the working layer 52, during the second step of annealing under a reductive atmosphere 102D.

The total thickness of working layer 52 removed during the process according to the invention, in this fifth embodiment, is equal to about 400 Å.

According to one variant of this fifth embodiment of the process according to the invention, a heat treatment such as those already described or alternatively a sacrificial oxidation combined with a heat treatment, such as those also described above, can be inserted into the fifth embodiment described above.

Table 4 collates the roughnesses measured after the various steps of the fifth embodiment of the process according to the invention.

	1×1 μm ² area scanned		10×10 μm ² area scanned	
	P-V roughness (Å)	rms roughness (Å)	P-V roughness (Å)	rms roughness (Å)
After cleavage	500-1000*	50-100*	500-1000*	50-100*
After the first step of annealing under a reductive atmosphere 101D	10-30	1-1.5	40-50	5-15
After the polishing step 200D	10	0.8-1.5	10	1-2
After the second step of annealing under a reductive atmosphere 102D	10	0.8-1.5	10	1-2

*: After cleavage, the surface is so rough that the roughness cannot be measured significantly with the atomic force microscope.

5 **Table 4: Roughnesses measured after the various steps of the fifth embodiment of the process according to the invention.**

10 This fifth embodiment of the process according to the invention is particularly advantageous when the surface roughness after cleavage is reduced. This is the case in particular when the implantation is carried out with several energies (FR 2 774 510) and/or with several atomic species or alternatively when the

15 cleavage is accompanied by mechanical constraints (FR 2 748 851).

- 27 -

CLAIMS

1. A process for treating substrates (50) for the microelectronics or optoelectronics industry, comprising on at least one of their faces a working layer (52) in which components are intended to be formed, this process comprising a step of chemical-mechanical polishing on the free surface (54) of the working layer (52), which also comprises a step of annealing under a reductive atmosphere (100, 100A, 100B, 100C, 101D, 102D), before the polishing step (200, 200A, 200B, 200C, 200D).

2. The process as claimed in claim 1, wherein the step of annealing under a reductive atmosphere is carried out in less than three minutes, preferably in less than sixty seconds and even more preferably in less than thirty seconds.

3. The process as claimed in either of the preceding claims, wherein the step of annealing under a reductive atmosphere is carried out at a temperature of between 1100°C and 1300°C, and preferably between 1200°C and 1230°C.

4. The process as claimed in one of the preceding claims, which also comprises, after the polishing step (200, 200A, 200B, 200C, 200D), a step (310A, 312B, 312C) of oxidizing the working layer (52) over at least a portion of its thickness.

5. The process as claimed in one of the preceding claims, which also comprises, before the polishing step (200, 200A, 200B, 200C, 200D), a step (311B, 311C) of oxidizing the working layer (52) over at least a portion of its thickness.

6. The process as claimed in either of claims 4 and 5, which also comprises at least one oxide removal step (330A, 331B, 332B, 331C, 332C).

7. The process as claimed in one of claims 4 to 6, which also comprises at least one heat treatment step (320A, 321B, 322B, 321C, 322C), the step of oxidizing

- 28 -

the working layer (52) being carried out before the end of each heat treatment step (320A, 321B, 322B, 321C, 322C), in order to protect the rest of the working layer (52).

5 8. The process as claimed in one of the preceding claims, which also comprises a step of annealing under a reductive atmosphere (102D) after the polishing step (200, 200A, 200B, 200C, 200D).

9. The process as claimed in one of the preceding
10 claims, which comprises a step of implanting atoms under one face of a wafer, in an implantation zone, a step of placing the face of the wafer, which has undergone the implantation, in intimate contact with a support substrate, and a step of cleaving the wafer in
15 the implantation zone, in order to transfer some of the wafer onto the support substrate and form a thin film or a thin layer thereon, this thin film or this thin layer constituting the working layer (52) which is then subjected to the steps of annealing under a reductive
20 atmosphere (100, 100A, 100B, 100C, 101D, 102D) and of polishing (200, 200A, 200B, 200C, 200D).

10. The process as claimed in one of the preceding claims, wherein the working layer (52) consists of a semiconductor.

25 11. The process as claimed in claim 10, wherein the semiconductor is silicon.

12. The process as claimed in one of the preceding claims, wherein the reductive atmosphere comprises hydrogen.

30 13. The process as claimed in one of the preceding claims, wherein the reductive atmosphere comprises argon.

(12) DEMANDE INTERNATIONALE PUBLIÉE EN VERTU DU TRAITÉ DE COOPÉRATION
EN MATIÈRE DE BREVETS (PCT)

(19) Organisation Mondiale de la Propriété
Intellectuelle
Bureau international



(43) Date de la publication internationale
1 mars 2001 (01.03.2001)

PCT

(10) Numéro de publication internationale
WO 01/15215 A1

(51) Classification internationale des brevets⁷:
H01L 21/324, 21/306, 21/762, 21/18

(21) Numéro de la demande internationale:
PCT/FR00/02330

(22) Date de dépôt international: 17 août 2000 (17.08.2000)

(25) Langue de dépôt: français

(26) Langue de publication: français

(30) Données relatives à la priorité:
99/10667 20 août 1999 (20.08.1999) FR

(71) Déposant (pour tous les États désignés sauf US):
S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES [FR/FR]; Parc Technologique des Fontaines, F-38190 Bernin (FR).


(72) Inventeurs; et

(75) Inventeurs/Déposants (pour US seulement): **BARGE, Thierry** [FR/FR]; 38, rue Félix Esclançon, F-38000 Grenoble (FR). **AUBERTON-HERVE, André** [FR/FR]; 12 ter, chemin de Jaillières, F-38240 Meylan (FR). **AGA, Hiroji** [JP/JP]; 3-12-37-B-115 Isobe, Annaka Gunma 379-0127 (JP). **TATE, Naoto** [JP/JP]; 3315-10 Itahana, Annaka Gunma 379-0111 (JP).

[Suite sur la page suivante]

(54) Title: METHOD FOR TREATING SUBSTRATES FOR MICROELECTRONICS AND SUBSTRATES OBTAINED ACCORDING TO SAID METHOD

(54) Titre: PROCEDE DE TRAITEMENT DE SUBSTRATS POUR LA MICRO-ELECTRONIQUE ET SUBSTRATS OBTENUS PAR CE PROCEDE



(57) Abstract: The invention relates to a method for treating substrates (50) for microelectronics or optoelectronics, whereby said substrates comprise a useful layer (52) on at least one of the surfaces thereof. The inventive method includes a mechanical/chemical polishing step occurring on a bare surface (54) of the useful layer and is characterized in that it also comprises a post-curing step in a reductive atmosphere (100) before said polishing step occurs.

(57) Abrégé: L'invention concerne un procédé de traitement de substrats (50) pour la micro-électronique ou l'opto-électronique, comportant une couche utile (52) sur au moins une de leurs faces, ce procédé comprenant une étape de polissage mécano-chimique sur la surface libre (54) de la couche utile (52), caractérisé en ce qu'il comprend en outre, une étape de recuit sous atmosphère réductrice (100), avant l'étape de polissage (200). Elle concerne également des substrats obtenus par ce procédé.

WO 01/15215 A1

1 / 5




FIG. 1




FIG. 2







FIG. 3






100c




311c, 321c




301c

331c




200c




312c, 322c

FIG. 5



332c



5 / 5




FIG. 6

Please type a plus sign (+) inside this box ☒

PTO/SB/01 (03-01)
Approved for use through 10/31/2002. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

DECLARATION — Utility or Design Patent Application

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following registered practitioner(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith: Customer Number 000530

Direct all correspondence to:

☒ Customer Number
or Bar Code Label



OR ☐ Correspondence address below

Name

Address

City

State

ZIP

Country

Telephone

Fax

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

NAME OF SOLE OR FIRST INVENTOR:

☐ A petition has been filed for this unsigned inventor

Given Name
(first and middle (if any))

1-00

Thierry

Family Name
or Surname

Barge

Inventor's
Signature

[Signature]

Date August 12, 2002

Residence: City

Grenoble

State

Country

France

Citizenship

France

FRX

Mailing
Address:

38, rue Félix Esclangon

City

Grenoble

State

ZIP

38000

Country

France

NAME OF SECOND INVENTOR:

☐ A petition has been filed for this unsigned inventor

Given Name
(first and middle (if any))

2-00

André

Family Name
or Surname

Auberton-Herve

Inventor's
Signature

[Signature]

Date August 12, 2002

Residence: City

St. Egreve

State

Country

France

Citizenship

France

FRX

Mailing
Address:

94, avenue de Karben

City

St. Egreve

State

ZIP

38120

Country

France

☒ Additional inventors are being named on the 1 supplemental Additional Inventor(s) sheet(s) PTO/SB/02A attached hereto.

Please type a plus sign (+) inside this box. ☒

PTO/SB/02A (11-00)
Approved for use through 10/31/2002. OMB 0851-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no person is required to respond to a collection of information unless it contains a valid OMB control number.

DECLARATION		ADDITIONAL INVENTOR(S) Supplemental Sheet Page 1 of 1	
Name of Additional Joint Inventor, if any:		<input type="checkbox"/> A petition has been filed for this unsigned inventor	
Given Name (first and middle [if any]) <u>3-00 Hiroji</u>		Family Name or Surname <u>Aga</u>	
Inventor's Signature <u>Hiroji Aga</u>		Date <u>August 12, 2002</u>	
Residence: City <u>Annaka Gunma</u>	State	Country <u>Japan</u>	Citizenship <u>Japan</u>
Mailing Address: <u>3-12-37-B-115 Isobe</u>			
City <u>Annaka Gunma</u>	State	ZIP <u>379-0127</u>	Country <u>Japan</u>
Name of Additional Joint Inventor, if any:		<input type="checkbox"/> A petition has been filed for this unsigned inventor	
Given Name (first and middle [if any]) <u>4-00 Naoto</u>		Family Name or Surname <u>Tate</u>	
Inventor's Signature <u>Naoto Tate</u>		Date <u>August 12, 2002</u>	
Residence: City <u>Annaka Gunma</u>	State	Country <u>Japan</u>	Citizenship <u>Japan</u>
Mailing Address: <u>3315-10 Itahana</u>			
City <u>Annaka Gunma</u>	State	ZIP <u>379-0111</u>	Country <u>Japan</u>
Name of Additional Joint Inventor, if any:		<input type="checkbox"/> A petition has been filed for this unsigned inventor	
Given Name (first and middle [if any])		Family Name or Surname	
Inventor's Signature		Date	
Residence: City	State	Country	Citizenship
Mailing Address:			
City	State	ZIP	Country
Name of Additional Joint Inventor, if any:		<input type="checkbox"/> A petition has been filed for this unsigned inventor	
Given Name (first and middle [if any])		Family Name or Surname	
Inventor's Signature		Date	
Residence: City	State	Country	Citizenship
Mailing Address:			
City	State	ZIP	Country

JPX

JPX